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1.  Introduction 
Silicon nanocrystals (SiNCs) quantum dots, as 
one of the functional materials for nano 
electronics devices, have attracted much attention 
in recent years because of its novel electronic and 
optical characteristics [1]. Devices based on 
SiNCs [2-4], such as memory devices, light 
emission devices, electron emitters, have been 
investigated. Understanding carrier transport in 
SiNC films is essential to develop their device 
application areas. In most of the previous 
research work, transport mechanism was 
investigated for the vertical configurations. 
However, compared with vertical configurations, 
the conduction mechanism in the lateral direction 
could be more unique, due to the sparsity of the 
SiNCs in the channel. 
In this work, we report on unique current 
oscillations observed for the thin film transistors 
with sparse SiNC networks. The factors which 
cause current oscillations will be discussed based 
on the characteristics of SiNCs.     
        
2.  Fabrication  Process  
The device structure used for in this 
experiment is a SiNC thin film transistor (TFT) 
structure, as demonstrated in Fig.1 (a). First, a 
110-nm-thick SiO2 was formed as gate dielectric, 
formed on highly doped n-type Si substrates with 
resistivity of 0.02 Ωcm by thermal oxidation 
process at temperature of 1100 
0C. Second, a 
size-controlled SiNC thin film, 150 nm in 
thickness, was deposited on the SiO2 layer using 
the very-high-frequency (VHF) SiH4 plasma cell 
[5]. Third, after deposition, electrodes were 
fabricated by electron beam (EB) lithography 
with PMMA as resist. Device fabrication process 
was finished by depositing a 200-nm-thick Al 
layer using an e-beam evaporator and lift-off 
process. The source and drain contacts are Al 
Schottky contacts. The n-type Si substrates work 
as a backgate and there is no top-gate in this 
device structure. The distance between source 
and drain is about 150 nm, as shown in Fig.1 (b). 
The density of SiNCs used in this experiment is 
about 1.2 × 10
18/cm
3. There are voids existing in 
this SiNC film caused by SiNCs randomly 
deposited on substrates. The average size of each 
SiNC was controlled to be 6±1 nm with the flux 
of SiH4  and Ar of 1.6 sccm and 90 sccm 
respectively with ~2W plasma power. Each SiNC 
is covered by SiO2 shell, 1~1.5 nm, formed by a 
natural oxidation process. Thus, the whole SiNC 
film can be regarded as a 3D sparse network of Si 
cores embedded in SiO2.  
 
3.  Results  and  Discussion  
  The characteristics of drain current-gate 
voltage (Ids-Vg) at room temperature are shown in 
Fig.2. With decreasing Vg, the oscillations of Ids 
were clearly observed. The current peak intervals 
ΔVg are not uniform. The same phenomenon has 
also been observed by measuring the devices 
which were fabricated with the Ohmic contact 
layer by using highly doped SOI layer instead of 
the directly depositing metal on to the SiNC film. 
The  Ids-Vds curves also showed current 
oscillations at high Vds region for a finite range of 
Vg, as shown in Fig.3 (a). In addition, the Ids-Vds 
characteristics showed hysteresis, which are 
attributed to the traps existing in the SiNCs, 
shown in Fig. 3 (b). Due to the spherical 
geometry of the SiNCs, there are some voids 
existing in the film, which result in the number of 
the current paths much smaller than that in the 
vertical direction. Thus, the conduction in the 
lateral direction is quite different from in the 
vertical direction. During the carriers conducting 
visa SiNCs, the number of the available current 
paths will be determined by the charging of the 
SiNCs on the current paths. Current conduction 
would be blocked once any SiNCs on the path 
were charged for some reasons. Initially, with 
increasing Vds, carriers will be injected into the 
channel. However, some of those carriers will be 
trapped in SiNCs. Trapped carriers provide 
preconditions for the detrapping process. In fig.4, 
Ids show V
1/2
ds dependence, which indicates field 
enhance detrapping [6]. Under the modulation of 
both Vg and Vds, trapped carriers escape from the 
traps, which reopens the blocked the current 
paths. However, some of the detrapped carriers 
will be trapped at those SiNCs existing in the 
current paths again. It decreases the number of 
current paths. On the hypothesis that the number 
of available current paths varies depending on the 
voltage configurations, the current oscillations 
can be understood. In both forward and backward 
sweeps of Ids, current oscillations were observed 
at the same Vds region. This fact indicates that the 
current oscillations were not caused simply by a 
few SiNCs charged locally. On the other hand, 
the possibility of Coulomb oscillations has been 
excluded by the measurement of the I-V 
characteristics at the relatively lower 
temperatures, as shown in Fig.5. The oscillations 
were not observed when the measurement 
temperature was reduced. If the number of current paths is large, the fluctuation of the 
current path number would not cause such a 
remarkable charge in the conduction current. 
Thus, a limited number of current paths available 
in our SiNC films is presumably responsible for 
the observed current oscillations. 
 
4. Conclusion 
  We have observed the phenomenon of current 
oscillations in SiNC thin films, based on thin film 
transistor structures. The field enhanced 
detrapping makes the number of the current paths 
change, which is supposed to be responsible for 
the current oscillations.   
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Fig.1 (a), schematic of device 
structures measured in this work 
Fig.1 (b), SEM image of electrode 
pattern formed on SiNC thin films 
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Fig.3 (a), Ids-Vds under the modulation 
of Vg from 25V to 40 V 
Fig.3 (b), Ids-Vds under the modulation 
Vg =40 V at room temperature. The Ids 
show hysteresis characteristics. 
Fig.4, V
1/2
ds dependence of Ids shown 
in Fig.3, under the modulation Vg =40 V. 
Fig.5, Ids-Vds, measured at different 
temperature at Vg =40 V. With decreasing 
temperature, current oscillations cannot 
be observed.
Fig.2, Vg dependence of Ids, 
measured at Vds = 5 V, at room 
temperature 